Science

Pixel A2K Datasheet

64 x 32 Passive Display Driver ASIC

Product Datasheet (Version 1.0)

Science Corporation 300 Wind River Way, Alameda, CA 94501 www.science.xyz//technologies/chips/pixel-2k/ © Science Corporation, provided under NDA

Page 1

Table of Contents

Table of Contents	1
Summary	2
Key Features	2
Applications	2
Architecture	3
Electrical Interface	4
Summary Table	5
Technical Table	6
Packaging	7
Bump Locations	7
Contact Information	10

Summary

The Pixel A2K[™] chip is a display driver IC designed for active microLED arrays with up to 64 columns and 32 rows for a total pixel count of 2K. It supports microLED arrays with n-type transistor unit cells and common anode LEDs. The chip uses a digital 1-bit pixel level intensity ON/OFF control programmed with a 4-wire serial programming interface (SPI); and a global analog contrast adjusted with externally provided high- and low-reference voltages used as analog gate drive voltages for the microLED arrays using a rolling update scanning method to select each pixel in a row in parallel. The chip runs at 16 MHz clock and supports a wide range of frame rates from 25 fps (40 ms frame time) up to 2500 fps (0.4 ms frame time). The Pixel A2K chip operates with a simple 4-wire SPI with an additional row timing signal. It has a miniature size of 1.33 mm x 1.33 mm, designed for flip-chip assembly using bumps.

Key Features

- Display driver IC for active microLED and OLED arrays
- 64 (Columns) x 32 (Rows) with common anodes
- Voltage mode bi-polar row drivers (0-5 V range)
- Global contrast control using external high / low references
- 1-bit ON/OFF intensity control for pixels
- Operates with 4-wire SPI (16 MHz clk) and 1 external row control signal
- Frame rates from 25 fps (40 ms frame time) to 2500 fps (0.4 ms frame time)
- Dual supply operation: 5 V for row and column drivers, 1.8 V for digital core
- Miniature die size of 1.33 mm x 1.33 mm
- Designed for flip-chip assembly using bumps

Applications

- MicroLED displays with ≤ 2K resolution
- Multi-channel (≤ 64) bi-polar voltage drivers with fast refresh rate (≤ 200 kHz)

Architecture

 Row Drive x16 top (even)

 Digital Drive with column memory

 Column Drive x64 (inside: odd) (outside: even)

 Row Drive x16 bot (odd)

The Pixel A2K[™] chip is composed of three main blocks: Column Drive, Row Drive, and Digital Drive.

The column drivers are arranged in a 2 x 32 array where each unit cell in the Column Drive circuit has a 1-bit voltage mode digital analog converter (v-DAC) and column drive logic with level shifters. The v-DACs in the Column Drive circuits use externally provided high- and low-voltage references controlled by a 1-bit column ON/OFF setting stored in the column memory of the Digital Drive block to provide two level voltage drive for the active microLED arrays. The column drive logic controls the reset and voltage drive phases of the active microLED arrays. Column drivers are placed on the right of the chip with 64 driver outputs arranged in two columns using small output pads designed for flip-chip assembly.

The row drivers are placed at the top and bottom of the chip, with 16 small pads on each side. They contain row drive logic, level shifters, and 5 V CMOS drivers to control the row select transistor in the pixels of active microLED arrays. The row drive logic circuit provides a gating function using the outputs of the 32-bit row select shift register and externally applied global row timing signal. This gating function assures the write operation for analog voltages to active pixels do not overlap.

The Digital Drive controls the chip and is composed of a simple digital controller with a 4-wire SPI. The SPI uses an external global row timing signal for non-overlapping write operations of the active microLED arrays, provides soft timing commands, and holds 64-bit power-down information as ON/OFF data for the column drivers which is used for the rolling line scanning method. A logic ONE or ZERO in the serial data will correspond to OFF or ON state for the column drivers respectively. The analog data for the pixel write operation is provided by the voltage mode column drivers implemented using 1-bit v-DACs. The row-select signal required for the active pixels are provided by the row drivers implemented with 5 V CMOS logic. The

Pixel A2K Datasheet

row drivers are controlled by 32-bit shift row select shift registers integrated in the Digital Drive circuit. There are two copies of the 32-bit row shift registers to select even and odd rows of the active pixel array. This allows proper timing closure in the chip and allows rolling line scanning updates in both progressive mode where rows are addressed sequentially, or in interlaced mode where even and odd rows are addressed in successive frames.

The row shift registers are operated at the falling edge of the csn signal and controlled by the soft commands captured at the rising edge of csn. Pixel values are cleared at the beginning of each write cycle to prevent any coupling between old and new pixel values. This is achieved by forcing the column driver outputs to a low voltage level defined by the OFF state of the pixels; which also helps clear the parasitic capacitors of the Column Drive nets and prepares the active pixels for a hard voltage mode reset before analog write operation.

The Pixel A2K chip uses a single external timing signal celled row to generate non-overlapping row-select signals for the active array and to prevent any coupling between successively addressed rows of the active pixel array. The write operation is started with a hard reset operation to prevent any memory effect in the pixel response. The SPI write cycle begins with the falling edge of csn signal. After some time, the row timing signal is set to HIGH, which causes the row-select signal of the selected row in the array to go HIGH and initiates the analog hard reset cycle in the voltage mode drive. During the reset cycle, csn is kept LOW to send new data to the SPI for the current row while Column Drive outputs are kept at a low reference voltage for a hard pixel reset (this will clear the analog stored voltages in the pixels). After some time, csn rises back to HIGH which causes the Column DACs to read out their most recent updated values. Once the output of the column drivers have settled, the row signal can be set to LOW to cause the row-select transistor in the active pixel to turn off and indicate the analog sampling time of the voltage outputs of the colum driver into the gate storage capacitances in the currently selected row of pixels.

Electrical Interface

The Pixel A2K[™] chip is fabricated with CMOS processes and runs on dual supply voltages of 5 V for column and row drivers and 1.8 V for digital core. The chip uses two external reference voltages (vref_low and vref_high) for the 1-bit v-DACs of the column drivers. It uses a standard 4-wire SPI interface to program and control the chip, with active low chip select (csn), serial data input (sdin), serial clock (sclk), and serial data output (sdout).

The chip measures only 1.33 mm x 1.33 mm and is designed for flip-chip packaging with small pads measuring 20 μ m x 10 μ m with a pitch of 30 μ m. It has 12 I/O large and small pads on the left for power, ground, and digital control; 16 small pads on the top for even row drivers; 16 small pads on the bottom for odd row drivers; and 64 pads for column drivers on the right arranged into two columns. Small pads are for flip-chip assembly while large pads can be used for die probing. The large pads on the left of the chip measure 60 μ m x 60 μ m with an 80 μ m pitch.

The Pixel A2K chip uses a standard 4-wire SPI interface to program and control the chip, with active low chip select (csn), serial data input (sdin), serial clock (sclk), and serial data output (sdout). The SPI interface uses 72-bit words composed of an 8-bit command (command<71:64>) and a 64-bit data (data<63:0>), it sends the most-significant-bit (MSB) first. Since SPI operates at the rising edge of sclk, csn and sdin are applied at the falling edge of the sclk. Likewise, sdout from the SPI will be updated at the rising edge of the sclk, therefore it should be captured by the external electronics at the falling edge of sclk.

SPI timing takes 72 sclk cycles to enter the 72-bit SPI words into the input shift register of the SPI when csn is LOW. When csn is HIGH, it takes an additional 8 sclk cycles for the SPI controller to decode the SPI commands and write to the SPI registers or execute applied soft commands. Including this idle time, an SPI operation will take at least 80 sclk cycles to complete.



The SPI write operation is practically instantaneous as it can be completed in 5 μ s at a clock frequency of 16 MHz or a frame update time of 160 μ s. The Pixel A2K chip can support frame rates from 2500 fps down to 25 fps, with corresponding frame times ranging from 0.4 ms up to 40 ms. For example, the ratio of available exposure time to total frame time will be 99.6% of a practical frame rate of 25 fps and only 96% when the frame rate is set to 250 fps.

	1								
Power supplies	High voltage power	dvdd_5	V	Supply fo	or row & column	drivers	5.0 V		
and returns	Low voltage power	dvdd		Supply for digital core 1.8 \					
(grounds)	Ground	dvss		Ground r	eturn for supplie	s	0.0 V		
		sub		Substrate	;		0.0 V		
Power dissipation	60 fps,	Analog		≤ 0.30	mW, 100 pF	column	load, 64		
	16 MHz sclk				5 V operation		,		
		Digital		≤ 0.05 m\	W				
		Total		≤ 0.35 m\	W				
Analog inputa	vref_high	High reference voltage for v-DACs, 2.5 V \leq vref_high \leq 5 V							
Analog inputs	vref_low	Low reference voltage for v-DACs, 0 V \leq vref_low \leq 2.5 V							
Digital I/Os	4-wire SPI	1.8V CMOS I/Os							
		csn	Active	low chip s	select, generated	d at falling	j sclk		
		sdin	Serial	data input	, generated at fa	alling sclk			
		sclk			MHz, Tr=Tf ≤ 15 ns)				
		sdout	Serial	Serial data output, sampled at falling sclk, load 20					
			pF						
	External timing input	row	Provid	Provides global row timing					
Pads	Row drivers	Тор	16 small pads		Even rows	For flip-	chip		
		Bot	16 small pads		Odd rows		x 10 μm		
	Column drivers	Left	64 sm	all pads	Two columns	with 30 µm pitch			

Summary Table

	CMOS I/Os	Right	12 small pads	12 x (2x3)	
			12 large pads	12 x 1	For probing
					60 µm x 60 µm
					with 80 µm pitch
Package	Chip-scale-package	Suitable	e for flip-chip bo	nding (by defa	ult bare dies w/o
		bumps)			

Technical Table

Product type	Display driver	Active							
Resolution	64 x 32	2K pixe	els						
Design size	1.33 mm x 1.33 mm	12 mil 1	thick (~305 μm)						
CMOS technology	180 nm high voltage CMOS	5 V and	d 1.8 V active devices						
Supply voltages	High voltage	5.0 V, r	ow and column drivers						
	Low voltage	1.8 V (core logic)						
Column driver	Voltage mode driver	64 colu	imns, v-DAC per column						
	DAC resolution	1-bit							
	High / low levels	Externa	ally provided by vref_low and vref_low						
	Power-down	Per col	umn						
Row driver	Voltage mode drive	32 row	s, 5 V CMOS						
		Odd ar	nd even						
Reference inputs	Voltage	5.0 V	vref_high, high level for 1-bit v-DACs, 2.5 V \leq vref_high \leq 5.0 V						
		vref_low, low level for 1-bit v-DACs, $0 V \le vref_low \le 2.5 V$							
Digital I/Os	4-Wire SPI	1.8 V CMOS							
		csn	Active low chip select, generated at falling sclk						
		sdin	Serial data input, generated at falling sclk						
		sclk	Serial clk (≤ 16 MHz, Tr=Tf ≤ 15 ns)						
		sdout	Serial data output, sampled at falling sclk, load 20 pF						
I/O Pad Count	Probing	12	Power and I/Os for probing only						
			60 μm x 60 μm, pitch = 80 μm						
	Flip-chip		Power and I/Os for flip-chip						
			3 x 2 small pads per signal						
			Pad size = 20 μm x 10 μm, pitch = 30 μm						
		64	Column Drive						
			32 rows x 2 columns						
			Pad size = 20 μm x 10 μm, pitch = 30 μm						
		32	Row Drive						
			16 rows top and bottom						
			Pad size = 20 μm x 10 μm, pitch = 30 μm						
Package	Chip-scale package	1	e for flip-chip packaging						
	Die size		m x 1.33 mm						
	Die thickness	12 mil ((~305 μm)						

Packaging

The Pixel A2K[™] chip measures 1.33 mm x 1.33 mm and is designed for flip-chip assembly using bumps.

Bump Locations

Location	No	Pad Name	X (um)	Y (um)
	1	sub		1105
	2	vref_low		1025
	3	vref_high		945
	4	dvdd_5v		865
	5	dvdd		785
LEFT	6	dvss	47	705
	7	rstb	47	625
	8	csn		545
	9	sdin		465
	10	sclk		385
	11	sdout		305
	12	row		225
	13	rowdrive_odd_15	255	
	14	rowdrive_odd_14	285	
	15	rowdrive_odd_13	315	
	16	rowdrive_odd_12	345	
	17	rowdrive_odd_11	375	
	18	rowdrive_odd_10	405	
	19	rowdrive_odd_9	435	
вот	20	rowdrive_odd_8	465	27
вот	21	rowdrive_odd_7	495	
	22	rowdrive_odd_6	525	
	23	rowdrive_odd_5	555	
	24	rowdrive_odd_4	585	
	25	rowdrive_odd_3	615	
	26	rowdrive_odd_2	645	
	27	rowdrive_odd_1	675	
	28	rowdrive_odd_0	705	
	93	rowdrive_even_0	720	
	94	rowdrive_even_1	690	
	95	rowdrive_even_2	660	
	96	rowdrive_even_3	630	
ТОР	97	rowdrive_even_4	600	1303
	98	rowdrive_even_5	570]
	99	rowdrive_even_6	540	
	100	rowdrive_even_7	510]
	101	rowdrive_even_8	480	

Location	No	Pad Name	X (um)	Y (um)
	102	rowdrive_even_9	450	
	103	rowdrive_even_10	420	
	104	rowdrive_even_11	390	
TOP	105	rowdrive_even_12	360	1303
	106	rowdrive_even_13	330	
	107	rowdrive_even_14	300	
	108	rowdrive_even_15	270	
	29	coldrive_63		192
	31	coldrive_61]	222
	33	coldrive_59]	252
	35	coldrive_57		282
	37	coldrive_55		312
	39	coldrive_53		342
	41	coldrive_51]	372
	43	coldrive_49		402
	45	coldrive_47		432
	47	coldrive_45]	462
	49	coldrive_43		492
	51	coldrive_41		522
	53	coldrive_39		552
	55	coldrive_37		582
	57	coldrive_35		612
RIGHT	59	coldrive_33	1263	642
INNER	61	coldrive_31		672
	63	coldrive_29		702
	65	coldrive_27		732
	67	coldrive_25		762
	69	coldrive_23		792
	71	coldrive_21		822
	73	coldrive_19		852
	75	coldrive_17		882
	77	coldrive_15		912
	79	coldrive_13	_	942
	81	coldrive_11		972
	83	coldrive_9		1002
	85	coldrive_7		1032
	87	coldrive_5	_	1062
	89	coldrive_3		1092
	91	coldrive_1		1122
	30	coldrive_62	1	207
	32	coldrive_60	1	237
	34	coldrive_58	4	267
RIGHT	36	coldrive_56	4	297
OUTER	38	coldrive_54	1303	327
COTEN	40	coldrive_52	_	357
	42	coldrive_50	4	387
	44	coldrive_48	4	417
	46	coldrive_46		447

This document contains proprietary and confidential information of Science Corporation

Location	No	Pad Name	X (um)	Y (um)	
	48	coldrive_44		477	
	50	coldrive_42		507	
	52	coldrive_40		537	
	54	coldrive_38		567	
	56	coldrive_36		597	
	58	coldrive_34		627	
	60	coldrive_32		657	
	62	coldrive_30		687	
	64	coldrive_28		717	
	66	coldrive_26		747	
RIGHT	68	coldrive_24	coldrive_24		
OUTER	70	coldrive_22	1303	807	
OUTER	72	coldrive_20		837	
	74	coldrive_18		867	
	76	coldrive_16		897	
	78	coldrive_14		927	
	80	coldrive_12		957	
	82	coldrive_10		987	
	84	coldrive_8		1017	
	86	coldrive_6		1047	
	88	coldrive_4		1077	
	90	coldrive_2		1107	
	92	coldrive_0		1137	

Pads are located around the chip periphery with 12 power and CMOS I/O pads on the left side suitable for probing (large pads) and flip-chip bonding (small pads). There are 16 small pads on the top side for even-indexed row driver outputs and 16 small pads on the bottom side for odd-indexed row driver outputs. The column driver outputs are located on the right side of the chip arranged in two columns, odd-indexes on the inside and even-indexes on the outside. Four corner pads used for mechanical stability are connected to the substrate of the chip. The exact die dimension and locations of large and small pads used for power and CMOS I/Os and row and column drivers are provided in the mechanical drawing of the Pixel A2K chip, provided as a GDS file under NDA.

Pixel A2K Datasheet

sub	rowdrive even 15	rowdrive_even_14	rowdrive_even_13	rowdrive_even_12	rowdrive_even_11	rowdrive_even_10	rowdrive_even_9	rowdrive_even_8	rowdrive_even_7	rowdrive_even_6	rowdrive_even_5	rowdrive_even_4	rowdrive_even_3	rowdrive_even_2	rowdrive_even_1	rowdrive_even_0				sub	
	108	1	106	105	4	103	12	1	0	6	80	2	9	5	4	5					
	10	Ę	Ħ	Ħ	Ħ	Ę	H	đ	H	01	01	01	01	01	01	01					
																		01	11: 4	coldrive_0	_
																		91	coldrive_1	coldrive_2	_
																		89 87	coldrive_3	coldrive_4	_
																		87	coldrive_5 coldrive 7	coldrive_6 coldrive 8	_
																		83			_
																		83	coldrive_9	coldrive_10	
																		79	coldrive_11 coldrive_13	coldrive_12 coldrive_14	
																		79	coldrive_13	coldrive_14	-
																		75	coldrive_15	coldrive_18	-
																		73	coldrive 19	coldrive_18	-
sub	1																	71	coldrive_15	coldrive_20	-
vref low	2																	69	coldrive_23	coldrive 24	-
vref high	3																	67	coldrive 25	coldrive 26	
dvdd 5v	4								1	n	:.		. I		Λ	21		65	coldrive 27	coldrive 28	
dvdd	5									Μ	D	(E	21	-/	4	2 ł		63	coldrive 29	coldrive_30	
dvss	6																	61	coldrive 31	coldrive 32	
rstb	7					Λ	c	+i,	10		m	in	r	h _	1 6	:n	river	59	coldrive 33	coldrive 34	
csn	8					А		u	ve	: 1		IC	I	-ע		υ	liver	57	coldrive 35	coldrive 36	
sdin	9								-							~ ~		55	coldrive 37	coldrive 38	
sclk	10)				t	54	ŀ (٦C	וו	ur	n	ns	5)	(:	3Z	ows	53	coldrive_39	coldrive_40	
sdout	11																	51	coldrive_41	coldrive_42	
row	12	1																49	coldrive_43	coldrive_44	
																		47	coldrive_45	coldrive_46	
																		45	coldrive_47	coldrive_48	
																		43	coldrive_49	coldrive_50	
																		41	coldrive_51	coldrive_52	
																		39	coldrive_53	coldrive_54	
																		37	coldrive_55	coldrive_56	
																		35	coldrive_57	coldrive_58	
																		33	coldrive_59	coldrive_60	
																		31	coldrive_61	coldrive_62	_
																		29	coldrive_63		
	13	14	15	16	5	18	19	20	21	22	23	24	25	26	27	28					
sub	rowdrive_odd_15	rowdrive_odd_14	rowdrive_odd_13	rowdrive_odd_12	rowdrive_odd_11	rowdrive_odd_10	rowdrive_odd_9	rowdrive_odd_8	rowdrive_odd_7	rowdrive_odd_6	rowdrive_odd_5	rowdrive_odd_4	rowdrive_odd_3	rowdrive_odd_2	rowdrive_odd_1	rowdrive_odd_0				sub	

Contact Information



Science Corporation 300 Wind River Way Alameda, CA 94501 www.science.xyz

Please note that the data provided in this preliminary product datasheet can be changed by Science Corporation without any notice. Please refer to the official product information you obtained under NDA with product purchase.